

AP21088 - FrameBuffer Demo


| Page | Description |
|------|-----------------|
| 1 | Title Page |
| 2 | Block Diagram |
| 3 | Power |
| 4 | Power Headboard |
| 5 | Connectors |
| 6 | Serial Rx |
| 7 | FPGA0 |
| 8 | FPGA1 |
| 9 | FPGA2 |
| 10 | FPGA Misc |
| 11 | Serial Tx |
| 12 | SODIMM |

| Rev | Who | Date | Description |
|---------|--------|------------|---|
| Rev 0.0 | pzip | 01/14/2014 | Initial schematic for CameraLink Demo replacement |
| Rev 0.1 | pzip | 03/07/2014 | Switched from Arria 5 to Stratix 4, similar to PIB |
| Rev 0.2 | pzip | 03/12/2014 | - Swapped DDR banks for easier layout - Organized the inputs/outputs to Meticom devices |
| Rev 0.3 | jwrede | 05/05/2014 | Added GX connectors and signals |
| Rev 0.4 | jwrede | 07/01/2014 | Added bypass caps. Misc part number changes. |
| Rev 0.5 | jwrede | 07/08/2014 | Misc part number changes. |
| Rev 1.0 | jwrede | 10/23/2014 | I2C and LED pull-up resistor values changed. Added resistors to allow Meticom signal inversion and DDR3 I2C readback. |
| Rev 1.1 | jwrede | 10/29/2014 | Changed FPGA EEPROM to 128Mb Aligned SER_TX_HS polarity |
| Rev 1.2 | jwrede | 12/04/2014 | Changed U30 to LT6700-3 |




| | | |
|--------------------------|-----------------------------|---------------|
| Title | | |
| AP21088-FrameBuffer_Demo | | |
| Size | Document Name | Rev |
| C | AP21088-FrameBuffer_Demo | 1 |
| Date: | Thursday, December 04, 2014 | Sheet 1 of 12 |

FPGA




| | | | |
|-------|----------------------------|-------|---------------|
| Title | | | Block Diagram |
| Size | Document Name | Rev | |
| C | AP21088-FrameBuffer_Demo | 1 | |
| Date: | Thursday, October 23, 2014 | Sheet | 2 of 12 |

Power - Local Supplies




- +0V9 = 2500mA (4000mA)
- +1V5_GX = 220mA (300mA)
- +3.0V = 650mA (1000mA)
- +2.5V_PLL = 500mA (800mA)
- +1.1V = 565mA (800mA)
- +2.5V = 22mA (200mA)
- +1.2V = 6x10mA + 1x20mA = 80mA (200mA)



- +5V0 4.5,10
- +3V0 9.10,12
- +2V5 5.6,7.8,9,10,11
- +2V5_PLL 10
- +1V2 6.11
- +1V5_GX 10
- +1V1 10
- +0V9 10
- +5V0_HB 4.5
- +3V0_HB 4.5
- +2V5_HB 4.5
- +1V8_HB 4.5
- +1V2_HB 4.5
- +2V8_HB_ANA 4.5
- +1V5_VTT 7.8,12
- +0V75_VTT 7.8,12
- +0V75_VREF 7.8,12
- DGND 4.5,6,7,8,9,10,11,12


Power Monitor - Local Supplies




FPGA Power Status

| RST_L | ENABLE | LED |
|-------|--------|---------------------------------|
| 0 | 0 | RED (Supply failure) |
| 1 | 0 | OFF |
| 0 | 1 | AMBER (Non-core supply failure) |
| 1 | 1 | GREEN (Disable option) |

Power - SODIMM



Label "DDR" (place on Bottom)



DDR Status





| PGOOD | ENABLE | LED |
|-------|--------|-----------------------------|
| 0 | 0 | RED (Supply failure) |
| 1 | 0 | OFF |
| 0 | 1 | AMBER (Calibration failure) |
| 1 | 1 | GREEN (Disable option) |



| | | |
|-------------|--|---------------|
| Title Power | | |
| Size C | Document Name AP21088-FrameBuffer_Demo | Rev 1 |
| Date: | Thursday, December 04, 2014 | Sheet 3 of 12 |


Power - Headboard Supplies

- +3.3V HB = 300mA (1600mA)
- +2.8V HB_ANA = 300mA (1000mA)
- +1.2V HB = 300mA (800mA)
- +2.8V HB = 150mA (200mA)
- +1.8V HB = 150mA (200mA)



| +5V0_DEMO3 | +5V0 | LED |
|------------|------|------------------------|
| 0 | 0 | OFF |
| 0 | 1 | AMBER |
| 1 | 0 | RED |
| 1 | 1 | GREEN (Disable option) |

Power Monitor - Headboard Supplies







HeadBoard Power Status



| RST_L | ENABLE | LED |
|-------|--------|----------------------------|
| 0 | 0 | RED (Supply failure) |
| 1 | 0 | OFF |
| 0 | 1 | AMBER (Headboard disabled) |
| 1 | 1 | GREEN (Disable option) |




Power Input




Headboard Connector




Demo3 Connector




Oscillators



GX Receive

















GX Transmit









female top

Aptina IMAGING






| | | | | | |
|-------|-----------------------------|---------------|--------------------------|-----|----|
| Title | | | Connectors | | |
| Size | C | Document Name | AP21088-FrameBuffer_Demo | Rev | 1 |
| Date: | Thursday, December 04, 2014 | Sheet | 5 | of | 12 |













| | | | |
|-------|-----------------------------|---------------|--------------------------|
| Title | | Serial Rx | |
| Size | C | Document Name | AP21088-FrameBuffer_Demo |
| Date: | Thursday, December 04, 2014 | Sheet | 6 of 12 |



Extra 1C pins on Sh 9




| | | | |
|------|-----------------------------|--------------------------|---------|
| File | FPGA0 | | |
| Size | Document Name | AP21088-FrameBuffer_Demo | |
| Date | Thursday, December 04, 2014 | Sheet | 7 of 12 |



| | | | |
|------|-----------------------------|-------|---------|
| File | FPGA1 | | |
| Size | Document Name | Rev | 1 |
| Date | Thursday, December 04, 2014 | Sheet | 8 of 12 |




GX Transmit/Receive




Place Caps near FPGA pins



Avoid aggressor signals for 2.00K Resistors





Label JTAG and put an L around Pin 1



FPGA PROM



Logic Analyzer









| nOE | S | Output |
|-----|---|-------------|
| 0 | 0 | D3 to Flash |
| 0 | 1 | D3 to HB |
| 1 | 0 | Disabled |
| 1 | 1 | Disabled |

File: FPGA2
 Size C Document Name: AP21088-FrameBuffer_Demo
 Date: Thursday, December 04, 2014 Sheet 9 of 12


U6-12
EP4SGX110HF35C2N

U6-14
EP4SGX110HF35C2N


U6-15
EP4SGX110HF35C2N




U6-13
EP4SGX110HF35C2N




Headboard I/O Voltage Follower





Misc LEDs



D-Wire

















| | | | |
|-------|-----------------------------|---------------|--------------------------|
| Title | | FPGA Misc | |
| Size | C | Document Name | AP21088-FrameBuffer_Demo |
| Date: | Thursday, December 04, 2014 | Sheet | 10 of 12 |
| Rev | 1 | | |



Script NOT executed

| | | | |
|-------|-----------------------------|-----------|----------|
| Title | | Serial Tx | |
| Size | Document Name | Rev | |
| C | AP21088-FrameBuffer_Demo | 1 | |
| Date: | Thursday, December 04, 2014 | Sheet | 11 of 12 |



Title SODIMM
Size C
Document Name AP21088-FrameBuffer_Demo
Date Thursday, December 04, 2014
Sheet 12 of 12
Rev 1